



## N-Channel Enhancement Mode Field Effect Transistor

### Product Summary

$V_{DS}$	60V
$I_D$	0.3A
$R_{DS(ON)}$ ( at $V_{GS}=10V$ )	1.4
$R_{DS(ON)}$ ( at $V_{GS}=4.5V$ )	1.6

### General Description

Trench Power MV MOSFET technology  
Voltage controlled small signal switch  
Low input Capacitance  
Fast Switching Speed  
Low Input / Output Leakage  
Moisture Sensitivity Level 1  
Epoxy Meets UL 94 V-0 Flammability Rating  
Halogen Free

### Applications

Battery operated systems  
Solid-state relays  
Direct logic-level interface TTL/CMOS

### Absolute Maximum Ratings ( $T_A=25$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	$V_{DS}$	60	V
Gate-source Voltage	V		



# 2N7002E

RECOMMEND  
**2N7002BE**  
FOR NEW DESIGN

## Electrical Characteristics ( $T_J=25$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	60	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=60V, V_{GS}=0V$	-	-	1	$\mu A$
		$V_{DS}=60V, V_{GS}=0V, T_J=150^\circ C$	-	-	100	
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 30V, V$				

## Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7.  $R_{DS(on)}$  VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

## Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure B. Gate Charge Test Circuit & Waveform




Figure C. Resistive Switching Test Circuit & Waveform





Figure D. Diode Recovery Test Circuit & Waveform



SOT-523 Package information



SYMBOL	MIN.
	0.0
B	
D	0.020TYP
E	
F	
H	
J	
K	

NOTE:  
 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.  
 2. TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.  
 3. THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

NOT RECOMMENDED  
FOR NEW DESIGN

