



N-Channel Enhancement Mode Field Effect Transistor

Product Summary

V_{DS}	120V
I_D	88A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	7.6mohm
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	9.6mohm
100% EAS Tested	
100% ∇V_{DS} Tested	

General Description

Split gate trench MOSFET technology
Excellent package for heat dissipation
High density cell design for low $R_{DS(ON)}$

1



Electrical Characteristics (T_J=25 unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D	120	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =120V, V _{GS} =0V	-	-	1	
Gate-Body Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V	-	-	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D	1.0	2.0	3.0	V
Static Drain-Source On-Resistance	R _{DS(on)}	V _{GS} =10V, I _D =20A	-	6.4	7.6	
		V _{GS} =4.5V, I _D =20A	-	7.6	9.6	
Diode Forward Voltage	V _{SD}	I _S =20A, V _{GS} =0V	-	-	1.3	V
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =20A	-	80	-	S
Gate resistance	R _G	f=1MHz	-	0.9	-	
Maximum Body-Diode Continuous Current	I _S		-	-	88	A
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =50V, V _{GS} =0V, f=1MHZ	-	4619	-	pF
Output Capacitance	C _{oss}		-	924	-	
Reverse Transfer Capacitance	C _{rss}		-	28	-	
Switching Parameters						
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =50V, I _D =20A	-	72.0	-	nC
Gate-Source Charge	Q _{gs}		-	19.5	-	
Gate-Drain Charge	Q _{gd}		-	8.2	-	
Reverse Recovery Charge	Q _{rr}	I _F =20A, di/dt=100A/us	-	195	-	
Reverse Recovery Time	t _{rr}		-	86	-	
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DD} =50V, I _D =20A R _{GEN} =2.2	-	19	-	ns
Turn-on Rise Time	t _r		-	36	-	
Turn-off Delay Time	t _{D(off)}		-	45	-	
Turn-off fall Time	t _f		-	45	-	



Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. : On-Resistance vs. Gate to Source Voltage




Figure6. Normalized On-Resistance




Figure7. Drain current




Figure8.Safe Operation Area






Figure9. Normalized Maximum Transient thermal impedance




PDFN5060-8L-B-1.1MM Package information




Top View



Bottom View



Side View



Suggested Solder Pad Layout
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.10 mm.
3. The pad layout is for reference purposes only.

